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1571 ABSTRACT 
Pinhole-free epitaxial CoSi2 films (14) are fabricated on 
(lll)-oriented silicon substrates (10) with a modified 
solid phase epitaxy technique which utilizes (1) room 
temperature stoichiometric (1:2) codeposition of Co and 
Si followed by (2) room temperature deposition of an 
amorphous silicon capping layer (la), and (3) in situ 
annealing at a temperature ranging from about 500’ to 
750’ c. 
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PINHOLE-FREE GROWTH OF EPITAXIAL COS12 
FILM ON SI(111) 
ORIGIN O F  INVENTION 5 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 U.S.C. 
202) in which the Contractor has elected to retain title. 
TECHNICAL FIELD 
The present invention relates to metal base transis- 
tors, and, more particularly, to the formation of CoSi2 
films on silicon surfaces oriented along (1 11). 
BACKGROUND ART 
Epitaxid CoSk films have been grown on Si(l11) 
substrates under ultra-high vacuum conditions using a 
variety of growth techniques. The most widely used 
technique is that of solid phase reactive epitaxy (SPRE), 20 
in which a pure cobalt layer is deposited at room tem- 
perature onto the substrate and then annealed at an 
elevated temperature. 
In addition, the techniques of molecular beam epitaxy 
(MBE) and reactive deposition epitaxy (RDE) have 25 
been examined. In the foregoing methods, either pure 
cobalt is deposited (the latter technique) or cobalt and 
silicon atoms are codeposited in stoichiometric ratio 
(the former technique) onto a silicon substrate held at an 
elevated temperature. 30 
Thin epitaxial CoSh films, about 1 to 100 nm thick, 
formed by these techniques generally have a high den- 
sity (> lO7cm-2) of pinholes in the silicide layer, which 
results in an electrical shorting problem for multilayer 
structures. 35 
It 1s known that a modified SPRE technique which 
utilizes the deposition of an amorphous silicon (a-Si) 
capping layer following the deposition of pure cobalt 
prior to annealing helps to reduce the size and density of 
pinholes to approximately 5x 106 cm-2. In the process 40 
disclosed herein, a modified solid-phase epitaxy (SPE) 
technique is used to produce CoSiz layers on Si(ll1) 
which are pinhole-free within a detection limit of 103 
cm-2. In contrast to the deposition of pure cobalt used 
in the modified SPRE technique of the prior art, the 45 
modified SPE technique disclosed herein uses the room 
temperature codeposition of cobalt and silicon in the 
stoichiometric ratio of 1:2, followed by the deposition 
of an a-Si capping layer. 
been reported, but the pinhole detection limit is gener- 
ally not specified. The techniques of scanning electron 
microscopy and transmission electron microscopy have 
been used in these reports to determine the pinhole 
density, and these techniques are typically limited to a 55 
detection level of about 10s pinhdes per cm2. There- 
fore, the term "pinhole-free" CoSi2 has, in the past, been 
used to describe CoSi2 films with pinhole densities less 
than or equal to z 105 pinholes per cm2. In the present 
disclosure, pinhole-free CoSi2 refers to a film with pin- 60 
hole density less than 103 per cm2. 
Recently, Henz et al, Solid State Communications, 
Vol. 63, pp. 445-449 (1987) reported a pinhole-free SPE 
technique employing the stoichiometric codeposition of 
cobalt and silicon at room temperature, followed by 65 
appropriate annealing (S450" C). No a-Si capping layer 
was used in between the codeposition and the anneal- 
ing. The low annealing temperature is required for the 
10 
15 
The growth of so-called pinhole-free CoSi2 films has 50 
2 
pinhole-free growth, since the present inventors ob- 
served pinholes with densities of lo7 to los cm-* in 
CoSi2 films using this technique, but annealed at temper- 
atures higher than 500' C. The low annealing tempera- 
ture of 8450" C. required for pinhole-free growth in the 
technique of Henz et a1 results in CoSiz films of lower 
crystalline quality, as evidenced in results by the present 
inventors using Rutherford backscattering spectros- 
copy in the channeling mode. Furthermore, CoSi2 films 
annealed at low temperature have higher resistivity 
than films annealed at higher temperatures. A CoSi2 
film with a high resistivity is less desirable for device 
applications. 
One possible mechanism for silicide pinhole forma- 
tion is the high surface energy of CoSh( l l l )  relative to 
Si( 11 1). By exposing the underlying silicon surface 
through the formation of pinholes in the CoSi2 film, the 
total energy of the epitaxial system can be reduced. One 
approach to reduce the total energy without pinhole 
formation is to cover the high energy CoSi2 surface 
with a silicon cap. However, the prior art a-Si cap tech- 
nique does not achieve pinhole-free growth, since the 
a-Si cap is consumed during the silicide formation and 
the CoSi2 surface is exposed. 
Thus, a process is required for the formation of pin- 
hole-free Cos& films on Si(l11) while retaining high 
crystalline quality of the subsequent epitaxial growth. 
DISCLOSURE OF INVENTION 
In accordance with the invention, a modified solid 
phase epitaxy technique is provided for pinhole-free 
growth of CoSi2 films on silicon surfaces oriented along 
(1 11). The process of the invention comprises room 
temperature codeposition of cobalt and silicon in stoi- 
chiometric ratio (1:2), followed by the deposition of an 
amorphous silicon capping layer and subsequent in situ 
annealing at a temperature ranging from about 500" to 
750" c. 
Since the Co/Si mixture is in a stoichiometric ratio, 
no additional silicon is consumed from either the sub- 
strate or the cap for silicide formation, so that the silicon 
cap is preserved and covers the high energy CoSi2 
surface. Thus, the energetic driving force for pinhole 
formation is removed, and pinhole-free CoSi2 films can 
be fabricated with annealing temperatures as high as 
750" C. Furthermore, the amorphous silicon cap is con- 
verted to crystalline silicon in the annealing process and 
serves as a template for subsequent silicon overgrowth, 
which is expected to improve surface morphology. 
No pinholes can be detected in the resulting CoSi2 
films, with a detection resolution of IO3 cm-2 CoSi2 
films grown without the silicon cap are found to have a 
pinhole density of greater than 2X lo7 cm-2 when an- 
nealed at similar temperatures. This is the first pinhole- 
free growth of epitaxial CoSi2 films at annealing temper- 
atures higher than about 500" C. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIGS. 1-4 are cross-sectional views depicting the 
processing sequence of the invention. 
BEST MODES FOR CARRYING OUT THE 
INVENTION 
Referring now to the Figures, wherein like numerals 
of reference designate like elements throughout, a (1 11)- 
oriented silicon substrate 10 is shown in FIG. 1. Prior to 
CoSi2 deposition, the major surface 12 upon which the 
3 
film is to be deposited is cleaned by well-known tech- 
niques. 
Co and Si atoms are co-evaporated at a ratio of 1% 
respectively, using two electron gun sources, in a high 
vacuum environment, with the pressure less than 
Torr. Other deposition procedures may be used that 
co-deposit the constituent atoms in a stoichiometric 
ratio in a clean environment. The deposition tempera- 
ture is at ambient. 
The resulting Co/Si amorphous mixture, depicted as 
film 14 in FIG. 2, is formed to a thickness ranging from 
about 1 to 150 nm, and preferably about 5 to 10 nm. The 
nature of the crystallization process (i.e., solid-phase 
epitaxy) limits the thickness of high-quality crystalline 
material that can be obtained. Beyond about 150 nm, the 
crystalline quality of the CoSi2 layer begins to degrade. 
Next, an amorphous layer 16 of silicon is deposited 
onto the &/Si amorphous mixture 14, such as by evap- 
oration immediately following formation of the Co/Si 
amorphous layer. The a-Si layer 16 is formed to a thick- 
ness ranging from about 0.5 to 2 nm, and preferably 
about 1 to 2 nm. The a-Si layer 16 is used to cover the 
high surface energy silicide layer 14 during the anneal- 
ing process in order to eliminate pinhole formation. 
When the a-Si layer is less than about 0.5 nm, the layer 
is not effective in eliminating the fomation of pinholes, 
presumably due to incomplete surface coverage of the 
a-Si. There is no advantage gained in depositing an a-Si 
layer thicker than about 2 nm. The resulting assembly 
18 is depicted in FIG. 3. Layer 16 is also deposited at 
ambient temperature. 
Annealing of the assembly 18 is then performed, at a 
temperature ranging from about 500' to 750" C., and 
preferably at a temperature ranging from about 550" to 
600' C., to form an epitaxial, crystalline layer 14.  It has 
been found that although epitaxial CoSi2 layers can be 
formed at annealing temperatures less than 200" C., the 
crystalline quality of the resulting layers is poor. High 
crystalline quality material can be obtained for anneal- 
ing temperatures in the range of about 500' to 750" C. 
Beyond 750' C., the CoSh layer begins to segregate 
into islands. 
The annealing time ranges from about 1 to 60 min- 
utes, and preferably for a time of about 10 to 20 minutes, 
the longer times generally associated with the lower 
temperatures. The actual annealing times used for a 
given annealing temperature were established using 
reflection high energy electron diffraction to monitor 
the crystalline perfection of the silicide layer 14. In 
general, the lower the annealing temperature, the 
longer it takes for the cobalt and silicon atoms in the 
codeposited layer 14 to arrange themselves in an epitax- 
ial relationship with the substrate to produce layer 14', 
During the annealing process, the amorphous silicon 
cap layer 16 is converted to a crystalline silicon layer 
16, 
The CoSi2 layers formed by the codeposition tech- 
nique are of good crystalline quality and occur in type 
B orientation. Type B orientation is one in which the 
silicide crystal is rotated 180 about the surface normal 
The type A orientation, in which the silicide crystal is 
not rotated with respect to the underlying substrate, has 
been observed by others. It is not desirable to have a 
mixture of A and B grains in the silicide layer, since this 
will result in an inhomogeneity in the layer properties. 
No pinholes are observed for CoSi2 films grown in 
accordance with the invention. The detection resolu- 
5,010,037 
tion is lo3 cm-2. In contrast, if the silicon cap 16 is 4 1 5 577 0 
4 
omitted, pinhole densities of 107 to IO8 cm-2 are ob- 
served in the CoSi2 films. 
EXAMPLES 
5 The samples described herein were grown in a 
RIBER EVA 32 Si MBE system with a base pressure of 
3 X 10- Torr. Prior to deposition, Si( 1 1 1) substrates 
were cleaned in accordance with a prior art procedure. 
An in situ silicon beam technique was used to remove 
10 the protective oxide remaining after the chemical clean 
(at a substrate temperature of 700' C. and Si flux of 
1 x 1013 cm-2s-1). The substrates were then cooled to 
room temperature (< 100' C.) and Co and Si atoms 
were co-evaporated at a ratio of 1:2, respectively, from 
15 two electron gun sources. The chamber pressure during 
the deposition process was less than 5 x 10-10 Torr 
C O S  ratios were previously calibrated by quartz crys- 
tal monitors and controlled during deposition by a Sen- 
tinel I11 deposition controller. Amorphous Si layers 
20 with thicknesses of 1 to 2 nm were immediately evapo- 
rated onto the codeposited layer. Samples were an- 
nealed in situ at temperatures ranging from 550" to 600" 
C. for 10 minutes. Final CoSi2 thicknesses ranged from 
5 to 10 nm. 
The films were characterized in situ by reflection 
high-energy electron diffraction (RHEED), and ex situ 
by transmission electron microscopy (TEM), scanning 
electron microscopy (SEM), and Rutherford backscat- 
tering spectroscopy (RBS). The CoSi2 films were of 
30 high crystalline quality and occurred with type B orien- 
tation with respect to the underlying silicon substrate. 
TEM studies revealed that the CoSiz layers were uni- 
form in thickness and that there was an abrupt CoSiz/Si 
interface with roughness corresponding to single 
35 atomic steps (3 A). Minimum RBS channeling yields of 
less than 3% indicated that the CoSiz films had good 
crystallinity. The a-Si cap was converted to single-crys- 
tal Si in the annealing process as indicated by RHEED 
patterns. However, the crystalline quality of the Si cap 
40 was not characterized by RBS and TEM because of its 
small dimension (0.5 to 2 nm). 
Pinhole formation in CoSi2 layers was studied by 
utilizing a CF4 plasma etching technique to increase the 
visibility of the pinholes. This technique selectively 
45 etches Si relative to CoSi2 with a selectivity of more 
than 100 to 1, thereby forming an etched crater in the Si 
wherever a pinhole in the CoSi2 layer 14 occurs. This 
crater is large compared to the original size of the pin- 
hole and is easier to detect by conveltional scanning 
50 electron microscopy techniques. If a Si capping layer is 
present, it is also removed by the CF4 plasma. The use 
of this plasma etching technique improved the detection 
limit to 1 x IO3 pinholes per cm2. The surface morphol- 
ogy of Co-Si;! layers after CF4 plasma etch was studied 
55 by SEM. Pinhole densities of 107 to 108 were observed 
for CoSit layers grown without the presence of a cap- 
ping layer, while no pinholes were observed for CoSh 
films grown with a Si cap. The results are summarized 
in the Table below. 
TABLE 
25 
60 
Pinhole Study of &Si2 
%Si cap Annealing Pinhole 
thick- CoSi, thick- Temwrature, Density, 
Sample n e s , n m  n e s , n m  'C. cm-3 
w 65 1 2 10 371 
2 2 10 377 0 
3 1 10 577 0 
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6. The process of claim 1 wherein said annealing is 
performed for a time ranging from about 1 to 60 min- 
:-Si cap Annealing Pinhole 7. The process of claim 6 wherein said annealing is 
thick- &Si2 thick- Temperature, Density, 5 performed for a time ranging from about 10 to 20 min- 
5 N A ~  IO 550 1 x 108 8. The process of claim 1 wherein said annealing is 
6 NA 10 571 5 x 107 performed at a temperature ranging from about 550" to 
TABLE-continued 
Pinhole Study of CoSi2 utes. 
Sample ness,nm ness,nm 'C. cm-3 utes. 
7 NA 10 5 50 1.3 X 10s 600" c. 
bFomed without an %SI up. ing of: 
(a) codepositing at room temperature silicon and 
cobalt atoms in stoichiometric ratio on a major 
. surface of said substrate to form an amorphous film 
of &/Si having a thickness ranging from about 1 
to 150 nm; 
phous silicon on said amorphous film of Co/Si to 
form a composite structure, said amorphous silicon 
film having a thickness ranging from about 0.5 to 2 
nm; and 
(c) annealing said composite structure at a tempera- 
ture ranging from about 500" to 750" C. for a time 
of about 1 to 60 min. 
10. The process of claim 9 where said CoSiz film is 
deposited to a thickness ranging from about 5 to 10 nm. 
silicon layer is deposited to a thickness ranging from 
30 about 1 to 2 nm. 
(a) codepositing at ambient temperature silicon and 12. ne process of claim wherein said is 
performed for a time ranging from about 10 to 20 min- 
utes. 
13. The process of claim 9 wherein said annealing is 
(b) depositing at ambient temperature a layer of 35 performed at a temperature ranging from about 550" to 
600" c. 
14. A process for epitaxially growing substantially 
pinhole-free films of CoSi2 on silicon substrates consist- 
ing of: 
(a) codepositing at room temperature silicon and 
cobalt atoms in stoichiometric ratio on a major 
surface of said substrate to form an amorphous film 
of Co/Si having a thickness ranging from about 5 
to 1Onm; 
(b) depositing at room temperature a layer of amor- 
phous silicon on said amorphous film of Co/Si to 
form a composite structure, said amorphous film 
having a thickness ranging from about 1 to 2 nm; 
and 
(c) annealing said composite structure at a tempera- 
ture ranging from about 550" to 600' C. for a time 
of about 10 to 20 min. 
15 INDUSTRIAL APPLICABILITY 
The process of the invention is expected to find use in 
the fabrication of metal base transistors. 
mation of pinhole-free, high quality, thin films of CoSiz 
on Si(ll1). Various changes and modifications of an 
obvious nature will occur to those of ordinary skill in 
this art, and all such changes and modifications are 
considered to fall within the scope of the invention, as 
defined by the appended claims. 
Thus, there h a  been disclosed a process for the for- (b) depositing at temperature a layer Of amor- 
20 
25 
What is claimed is: 
1. A process for epitaxially growing substantially 
pinhole-free crystalline films of CoSiz on silicon sub- 11* The Process Of said amorphous 
strates comprising: 
cobalt atoms in substantially stoichiometric ratio 
on a major surface of said substrate to form an 
amorphous film of Co/Si in a 1:2 mixture; 
amorphous silicon on said amorphous film to form 
a composite structure; and 
(c) annealing said composite structure at a tempera- 
ture ranging from about 500" to 750" c' to form 40 
said crystalline film of CoSiz capped with crystal- 
line silicon. 
2. The process of claim 1 wherein said &Si2 film is 
deposited to a thickness ranging from about 1 to 150 nm. 
3. The process of claim 2 where said CoSi2 film is 45 
deposited to a thickness ranging from about 5 to 10 nm. 
4. The process of claim 1 wherein said amorphous 
silicon layer is deposited to a thickness ranging from 
about 0.5 to 2 nm. 
5. The process of claim 4 wherein said amorphous 
silicon layer is deposited to a thickness ranging from 
about 1 to 2 nm. 
50 
I * * * *  
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